photo

Lucky


Last seen: 9 mois il y a |  Actif depuis 2024

Followers: 0   Following: 0

Statistiques

  • First Answer

Afficher les badges

Feeds

Afficher par

Question


HDL Verifier, FPGA in the Loop Not detecting Hardware version Information
Hi All, I am using Simulink to create a simple Project of Half Adder using MATLAB and Simulink and try to test it with FPGA in ...

9 mois il y a | 1 réponse | 0

1

réponse

Réponse apportée
Issue Connecting to Xilinx FPGA Board for Simulation
Hi All, I am Facing the Same problem Can anyone Help me I have tried the Solution which has been Posted Here, I am using Basys...

9 mois il y a | 0