Statistiques
RANG
101 908
of 301 866
RÉPUTATION
0
CONTRIBUTIONS
2 Questions
1 Réponse
ACCEPTATION DE VOS RÉPONSES
0.0%
VOTES REÇUS
0
RANG
of 21 445
RÉPUTATION
N/A
CLASSEMENT MOYEN
0.00
CONTRIBUTIONS
0 Fichier
TÉLÉCHARGEMENTS
0
ALL TIME TÉLÉCHARGEMENTS
0
RANG
of 177 015
CONTRIBUTIONS
0 Problèmes
0 Solutions
SCORE
0
NOMBRE DE BADGES
0
CONTRIBUTIONS
0 Publications
CONTRIBUTIONS
0 Public Chaîne
CLASSEMENT MOYEN
CONTRIBUTIONS
0 Point fort
NOMBRE MOYEN DE LIKES
Feeds
Question
Conv1 layer stalls in ZCU111 MathWorks DLHDL design
Hello, I am working on a custom Resnet18 CNN classifier reference design with a Xilinx ZCU111 RFSoC board using the MathWorks...
environ 2 mois il y a | 1 réponse | 0
0
réponseDeep Learning HDL Workflow “Data size mismatch” after deployment – Possible device tree / AXI DMA configuration issue (ZCU111)
Hi, Thank you for the detailed explanation regarding possible causes of the “Data Mismatch” issue. I reviewed my design careful...
2 mois il y a | 0
Question
Deep Learning HDL Workflow “Data size mismatch” after deployment – Possible device tree / AXI DMA configuration issue (ZCU111)
Hello, I am working with Deep Learning HDL Toolbox on a custom reference design with the Xilinx ZCU111 RFSoC board. I am abl...
3 mois il y a | 2 réponses | 0
