Statistiques
2 Questions
0 Réponses
RANG
98 994
of 300 863
RÉPUTATION
0
CONTRIBUTIONS
2 Questions
0 Réponses
ACCEPTATION DE VOS RÉPONSES
0.0%
VOTES REÇUS
0
RANG
of 21 100
RÉPUTATION
N/A
CLASSEMENT MOYEN
0.00
CONTRIBUTIONS
0 Fichier
TÉLÉCHARGEMENTS
0
ALL TIME TÉLÉCHARGEMENTS
0
RANG
of 171 413
CONTRIBUTIONS
0 Problèmes
0 Solutions
SCORE
0
NOMBRE DE BADGES
0
CONTRIBUTIONS
0 Publications
CONTRIBUTIONS
0 Public Chaîne
CLASSEMENT MOYEN
CONTRIBUTIONS
0 Point fort
NOMBRE MOYEN DE LIKES
Feeds
Question
Is it possible to achieve a 50% duty cycle while dividing a clock by a fractional number like 1.5?
I am modeling a frequency divider architecture in Simulink using a fractional division block with a DSM (Delta-Sigma Modulator)....
4 mois il y a | 1 réponse | 0
1
réponseQuestion
Why was the continuous-time VCO block discontinued in the Communications Toolbox, and what is the recommended way to model it for PLL/RF synthesizer design?
I am designing a PLL/frequency synthesizer for an RF transceiver, and for this application I require a continuous-time VCO to ge...
4 mois il y a | 1 réponse | 0
