Statistiques
RANG
3 667
of 301 511
RÉPUTATION
15
CONTRIBUTIONS
3 Questions
3 Réponses
ACCEPTATION DE VOS RÉPONSES
100.0%
VOTES REÇUS
10
RANG
20 838 of 21 308
RÉPUTATION
0
CLASSEMENT MOYEN
3.90
CONTRIBUTIONS
9 Fichiers
TÉLÉCHARGEMENTS
198
ALL TIME TÉLÉCHARGEMENTS
39594
RANG
of 174 936
CONTRIBUTIONS
0 Problèmes
0 Solutions
SCORE
0
NOMBRE DE BADGES
0
CONTRIBUTIONS
0 Publications
CONTRIBUTIONS
0 Public Chaîne
CLASSEMENT MOYEN
CONTRIBUTIONS
0 Point fort
NOMBRE MOYEN DE LIKES
Feeds
HDL IP Core generation for Xilinx Vivado fails since the year turned from 2021 to 2022
Refer to the following External Bug Report for a resolution to this issue: https://www.mathworks.com/support/bugreports/2656440...
plus de 4 ans il y a | 5
| A accepté
Question
HDL IP Core generation for Xilinx Vivado fails since the year turned from 2021 to 2022
Since returning to the office in 2022, I have been unable to use HDL Workflow Advisor with Xilinx Vivado. I see the following er...
plus de 4 ans il y a | 2 réponses | 5
2
réponsesGenerate C code for HLS?
While HLS does take C/C++ as an input, it typically requires some amount of hardware specification to successfully generate HDL....
environ 5 ans il y a | 0
| A accepté
Question
Generate C code for HLS?
Can I generate C code from MATLAB and Simulink and then feed it into a high-level synthesis (HLS) tool to generate HDL?
environ 5 ans il y a | 2 réponses | 0
2
réponsesDoes HDL Coder support the VHDL fixed-point and floating-point packages?
No. To ensure full portability and numerical consistency with MATLAB rounding and saturation, HDL Coder generates this functiona...
plus de 5 ans il y a | 0
| A accepté
Question
Does HDL Coder support the VHDL fixed-point and floating-point packages?
Does the VHDL code generated by HDL Coder use the IEEE VHDL fixed-point or floating-point packages (IEEE.fixed_pkg.all, IEEE.flo...
plus de 5 ans il y a | 1 réponse | 0
