photo

Thibault Gadeyne


Actif depuis 2015

Followers: 0   Following: 0

Statistiques

Feeds

Afficher par

Question


ROM block generated by HDL Coder not inferred by Vivado Synthesis tool
I want to map a LUT in RAM blocks of my FPGA. I followed this example guidelines: http://fr.mathworks.com/help/hdlcoder/examples...

plus de 9 ans il y a | 1 réponse | 0

1

réponse

Réponse apportée
HDL Coder: Clock-rate pipelining example
Hello Girish, I basically want to realize transfer functions or controllers running at limited speeds and I would be interest...

plus de 9 ans il y a | 0

Question


HDL Coder: Clock-rate pipelining example
I would like to evaluate clock-rate pipelining functionality of HDL Coder. Is there any example available ? Thanks in advance...

plus de 9 ans il y a | 3 réponses | 0

3

réponses

Question


HDL Coder: Pipelined multipliers in logic
I want to implement a 8x8 bits multiplier via Simulink with LUTs (without DSP blocks). To optimize speed I wanted to introduce p...

plus de 9 ans il y a | 1 réponse | 0

1

réponse