![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/6365272_1522114012706_DEF.jpg)
Bo Zhang
Followers: 0 Following: 0
Statistiques
3 Questions
0 Réponses
RANG
260 129
of 292 788
RÉPUTATION
0
CONTRIBUTIONS
3 Questions
0 Réponses
ACCEPTATION DE VOS RÉPONSES
66.67%
VOTES REÇUS
0
RANG
of 19 940
RÉPUTATION
N/A
CLASSEMENT MOYEN
0.00
CONTRIBUTIONS
0 Fichier
TÉLÉCHARGEMENTS
0
ALL TIME TÉLÉCHARGEMENTS
0
RANG
of 147 956
CONTRIBUTIONS
0 Problèmes
0 Solutions
SCORE
0
NOMBRE DE BADGES
0
CONTRIBUTIONS
0 Publications
CONTRIBUTIONS
0 Public Chaîne
CLASSEMENT MOYEN
CONTRIBUTIONS
0 Point fort
NOMBRE MOYEN DE LIKES
Feeds
Question
How to solve "For MATLAB Function block generation, structure inputs to the top-level design function are not supported"
Hello, I come across a problem during using vision HDL coder. I coded as pixel-based processing, and try to stream the image fra...
plus de 7 ans il y a | 1 réponse | 0
1
réponseQuestion
Can the HDL coder simulate with existing verilog/VHDL codes?
HDL coder is very convenient for hardware code generation. But now I want to reuse my previous Verilog/VHDL codes, is it possibl...
plus de 8 ans il y a | 1 réponse | 0
1
réponseQuestion
Failed to initialize the RTIOStream library during FPGA-in-the-loop simulation
Hello, I tried to use HDL coder and HDL verifier to connect the matlab with my FPGA. I did the FPGA-in-the-loop simulation as th...
plus de 8 ans il y a | 4 réponses | 0