Community Profile

photo

Talon Myburgh


Last seen: environ un mois il y a |  Actif depuis 2020

Followers: 0   Following: 0

Statistiques

  • Thankful Level 1

Afficher les badges

Feeds

Afficher par

Question


Simulation of HDL black box design segfaults in Linux OS but passes in Windows 10/11
Here is the issue: I've wrapped a VHDL design that implements a filterbank. This is done using a blackbox. For those unfamiliar...

plus de 2 ans il y a | 1 réponse | 0

0

réponse

Question


System Generator: HDL Black Box include mem files.
I have successfully managed to wrap up most of my HDL cores in black boxes in Simulink. They can be successfully simulated and s...

presque 3 ans il y a | 2 réponses | 0

2

réponses

Question


Wrap Xilinx IP in Simulink black box
Hi all, I have done several of the Xilinx tutorials for black-box wrapping of HDL in Simulink but have not come across one yet ...

plus de 3 ans il y a | 2 réponses | 0

2

réponses

Question


Error when parsing VHDL with moden commenting style.
MATLAB version: R2019a Update 6. Hi All, Not sure if this is owing to my using a slightly older version of Matlab, but there a...

presque 4 ans il y a | 1 réponse | 0

0

réponse