Statistiques
0 Questions
19 Réponses
RANG
98 438
of 301 922
RÉPUTATION
0
CONTRIBUTIONS
0 Questions
19 Réponses
ACCEPTATION DE VOS RÉPONSES
0.00%
VOTES REÇUS
0
RANG
of 21 464
RÉPUTATION
N/A
CLASSEMENT MOYEN
0.00
CONTRIBUTIONS
0 Fichier
TÉLÉCHARGEMENTS
0
ALL TIME TÉLÉCHARGEMENTS
0
RANG
of 177 400
CONTRIBUTIONS
0 Problèmes
0 Solutions
SCORE
0
NOMBRE DE BADGES
0
CONTRIBUTIONS
0 Publications
CONTRIBUTIONS
0 Public Chaîne
CLASSEMENT MOYEN
CONTRIBUTIONS
0 Point fort
NOMBRE MOYEN DE LIKES
Feeds
Where do I find a simple frequency divider to be used in PLL feedback path
Mixed-Signal Blockse has dedicated resource on PLL that will be useful : Phase-Locked Loops - MATLAB & Simulink Phase-Locked ...
6 jours il y a | 0
vco in high frequency
The triangular waveform you see on the Scope is most likely not caused by an incorrect VCO frequency setting. If you are using ...
6 jours il y a | 0
Mixed Signal Analysis in Simulink
Simulink does support mixed-signal system modeling, and you may not need to discretize the entire analog front end using a bilin...
6 jours il y a | 0
sar adc in simulink
Mixed-Signal Blockset has following resources for SAR ADC that can be useful : SAR ADC - N-bit successive approximation regist...
6 jours il y a | 0
Mixed-Signal Systems: PLL Design
I would highly recommend to check Mixed-Signal Blockset page where we have a dedicated resources reated to Phase Locked Loops (P...
6 jours il y a | 0
A basic question: How to using eyeDiagramSI function?
The issue is likely not with eyeDiagramSI itself, but with the format of the signal being provided to it. The eyeDiagramSI obje...
6 jours il y a | 0
Filter out a particular frequency from a mixed signal
The statement that a discrete FIR or IIR filter cannot be implemented for a 50 Hz signal at a 1 MHz sampling rate is somewhat to...
6 jours il y a | 0
how to simulate ADC through matlab code
Sorry for the typo. I meant to say "2^N quantization level"
environ un mois il y a | 0
Why is the Equivalent Number of Bits (ENOB) in my SAR ADC model and testbench greater than the actual number of bits?
The ENOB can exceed the nominal number of bits in this case because of how it is calculated.Key reason ENOB is derived from SIN...
environ un mois il y a | 0
HELP WITH Integral nonlinearity (INL) and differential nonlinearity (DNL) of data converters
You can compute INL and DNL directly from your transfer curve using the built‑in inldnl function in MATLAB. s = inldnl(analog, ...
environ un mois il y a | 0
how to simulate ADC through matlab code
If your goal is to simulate an ADC in MATLAB, it depends on the level of abstraction you want.1. Basic MATLAB (code-only) approa...
environ un mois il y a | 0
Xilinx system generator HW co-simulation the Drive DAC input and ADC output are missing
This behavior is expected and is due to differences between older and newer System Generator workflows. The video you’re follow...
environ un mois il y a | 0
Delta sigma modulator PSD simulation
Your DSM implementation is likely fine—the mismatch is coming from how the PSD is being computed. Key things to fix Don’t use ...
environ un mois il y a | 0
how to design successive approximation register in simulink
Designing a successive approximation register (SAR) in Simulink from scratch is possible, but it typically requires building sev...
environ un mois il y a | 0
Plotting data from adc in matlab
The question you’re asking—how to plot ADC data in MATLAB—is primarily about getting sampled data into MATLAB and visualizing it...
environ un mois il y a | 0
PLL no lock
From the description, your PLL is locking for a small frequency offset but begins to oscillate when the reference frequency incr...
environ un mois il y a | 0
How to import my validated mixed signal design from Matlab into cadence tools for ASIC implementation?
Mixed-Signal Blockset is designed to complement Cadence-based design flows, with integration points that enable both data-driven...
environ un mois il y a | 0
digital to analog converter to estimate mismatch standard deivation (sigma)
Mixed-Signal Blockset includes a set of DAC blocks within its data converter library, along with feature examples that demonstra...
environ un mois il y a | 0
Why was the continuous-time VCO block discontinued in the Communications Toolbox, and what is the recommended way to model it for PLL/RF synthesizer design?
Recommended approach to realistically model a continuous‑time VCO in Simulink for PLL / synthesizer applications A practical an...
environ 2 mois il y a | 0
