Statistiques
RANG
131 149
of 292 729
RÉPUTATION
0
CONTRIBUTIONS
9 Questions
1 Réponse
ACCEPTATION DE VOS RÉPONSES
55.56%
VOTES REÇUS
0
RANG
of 19 936
RÉPUTATION
N/A
CLASSEMENT MOYEN
0.00
CONTRIBUTIONS
0 Fichier
TÉLÉCHARGEMENTS
0
ALL TIME TÉLÉCHARGEMENTS
0
RANG
of 147 895
CONTRIBUTIONS
0 Problèmes
0 Solutions
SCORE
0
NOMBRE DE BADGES
0
CONTRIBUTIONS
0 Publications
CONTRIBUTIONS
0 Public Chaîne
CLASSEMENT MOYEN
CONTRIBUTIONS
0 Point fort
NOMBRE MOYEN DE LIKES
Feeds
Question
PIL simulation with emulator provided by Code Composer Studio
We know that we can run processor in the loop simulation with a supported TI processor. Provided that TI offer an emulator insid...
environ 10 ans il y a | 1 réponse | 0
0
réponseMatlab Proxy Settings Problem
Hello, I have the same issue! I'm using Matlab R2013b. My proxy setting is correct, but I get the 'Failed' message as well. ...
plus de 10 ans il y a | 0
Question
C2000 periperal lib for PIL approach with Embedded Coder
Hello, I recently want to do PIL verification on my project with Texas Instruments' F28335 DSC. From some articles of Mathwor...
plus de 10 ans il y a | 1 réponse | 0
0
réponseQuestion
PIL example doesn't work
Hi, I followed Mathworks document: http://www.mathworks.fr/fr/help/ecoder/ug/pil-simulation-for-ide-and-toolchain-targets.ht...
plus de 10 ans il y a | 1 réponse | 0
0
réponseQuestion
Which experimenter kit should I choose for using PIL verification with Embedded coder
Hello, I read Mathworks' document for using PIL verification with Embedded Coder: http://www.mathworks.fr/fr/help/ecoder/u...
plus de 10 ans il y a | 1 réponse | 0
1
réponseQuestion
Block comptibility check failed
Hello, I'm now using HDL coder to generate VHDL code from my model named simple_timer_model. And then program it to the target ...
plus de 10 ans il y a | 1 réponse | 0
1
réponseQuestion
unable to load valid reference design plugin
Hello, I'm now using HDL coder to do implementation for my Zedboard. But when I usd the HDL workflow advisor, I got an error ...
plus de 10 ans il y a | 1 réponse | 0
1
réponseQuestion
Block to assign initial value for internal signal compatible with HDL coder?
Hello, I,m using HDL coder. In my design there is a subtract block in a loop, which do -1 each clock cycle, but without an in...
plus de 10 ans il y a | 1 réponse | 0
1
réponseQuestion
generate simulink model from VHDL code?
Hi, I want to know if HDL coder is capable of generating simulink model from a given VHDL code? in order to intergret exist s...
plus de 10 ans il y a | 1 réponse | 0
1
réponseQuestion
SystemC code generation from the HDL Verifier
Hello, I bought HDL Verifier's license because I saw the description of the key features of HDL Verifier .It said that we can...
plus de 10 ans il y a | 2 réponses | 0