Simulink models to Verilog HDL coder
Afficher commentaires plus anciens
i am trying to convert EVD model to verilog code but it doesnt take matrices as input, plz guide.
1 commentaire
Walter Roberson
le 16 Jan 2012
Is the problem with all matrices, or is it just requiring that the size of the matrix be fixed ?
Réponses (1)
Kiran Kintali
le 6 Mar 2023
0 votes
Catégories
En savoir plus sur HDL Verifier dans Centre d'aide et File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!