Simulink models to Verilog HDL coder

1 vue (au cours des 30 derniers jours)
Shahvaiz Pasha
Shahvaiz Pasha le 16 Jan 2012
i am trying to convert EVD model to verilog code but it doesnt take matrices as input, plz guide.
  1 commentaire
Walter Roberson
Walter Roberson le 16 Jan 2012
Is the problem with all matrices, or is it just requiring that the size of the matrix be fixed ?

Connectez-vous pour commenter.

Réponses (1)

Kiran Kintali
Kiran Kintali le 6 Mar 2023

Catégories

En savoir plus sur Code Generation dans Help Center et File Exchange

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by