Axi stream interface in Xilinx system generator
4 vues (au cours des 30 derniers jours)
Afficher commentaires plus anciens
Hello there, I am trying to implement the AXI stream interface to an image negative operation in system generator. I want to verify whether my design is correct to export as an IP, in terms of enabling the bus signals. (in simulation its working fine) thanks in advance.
![](https://www.mathworks.com/matlabcentral/answers/uploaded_files/160870/image.png)
0 commentaires
Réponses (0)
Voir également
Catégories
En savoir plus sur Code Generation dans Help Center et File Exchange
Produits
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!