Can I perform FPGA in the Loop with SysGen for DSP without HDL Coder and Verifier ?

1 view (last 30 days)
Hi,
For my internship I have to implement FPGA in the Loop in Matlab. I have a licence for System Generator for DSP but it's not possible to have a license for HDL Coder or HDL Verifier. If I have already my VHDL code, it's possible to perform FIL with only SysGen for DSP ?
Thank you in advance

Accepted Answer

Arnav Mendiratta
Arnav Mendiratta on 13 Jun 2017
No, You would need HDL Verifier for FIL Simulations. You can request a 1 month trial for free.

More Answers (0)

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by