How to set input and output data types separately for a filter when using generatehdl()?
3 vues (au cours des 30 derniers jours)
Afficher commentaires plus anciens
I am trying to do PDM to PCM conversion on the FPGA and found a couple of nice examples how to generate a CIC+fir-filter with MATLAB. My problem is that an input signal is 1 bit wide but output should be 24 bits (or 16). Generatehdl() function only has an argument for input data type. Is there a way to generate a filter in VHDL with different in and out data types?
0 commentaires
Réponses (2)
Julia Antoniou
le 27 Oct 2017
Hi Johannes,
On the "generatehdl" documentation page, there is a long list of Name-Value pair arguments under the Input Arguments section. One of these Name-Value pairs is 'OutputType'. For VHDL, you can choose to set the OutputType to 'Same as input data type', 'std_logic_vector', and 'signed/unsigned'. See the documentation page linked below:
https://www.mathworks.com/help/hdlfilter/generatehdl.html#input_argument_namevalue_d119e19688
If this property is not quite what you are looking for, the link below has a list of all the properties that can be changed when using the Filter Design HDL Coder.
https://www.mathworks.com/help/hdlfilter/propertylist.html
1 commentaire
Johannes Oksanen
le 31 Oct 2017
Modifié(e) : Walter Roberson
le 2 Nov 2017
Bharath Venkataraman
le 2 Nov 2017
The output of cicCompCascade is the output of the filter, and this is what Filter Design HDL Coder uses as the output type. Please make sure that the output of cicCompCascade is 16 or 24 bits and Filter Design HDL Coder will generate the HDL code output type appropriately.
0 commentaires
Voir également
Catégories
En savoir plus sur PCM dans Help Center et File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!