Is it possible for Filter Design HDL coder to generate a FIR filter whose sampling rate is higher than clock rate?
5 vues (au cours des 30 derniers jours)
Afficher commentaires plus anciens
Tong Xu
le 16 Oct 2018
Commenté : Tong Xu
le 22 Oct 2018
Hi everyone,
I'm using the Filter Design HDL coder in Matalb 2018b. Since our ADC has a much higher sampling rate than the FPGA clock rate, I want to generate a FIR filter which supports parallel processing. This kind of FIR filter is named super sampling rate FIR filter. I checked the User Guide of Filter Design HDL Coder but I can't find a solution. The fully parallel architecture described in the User Guide only supports one sample per clock period. Is it possible generate super sampling rate FIR filter using Filter Design HDL Coder? Is there any examples?
I want to generate DA-based FIR filter, I'm wondering if it supports super sampling rate FIR filter.
Thank you.
Regards, Tong
0 commentaires
Réponse acceptée
Bharath Venkataraman
le 18 Oct 2018
Modifié(e) : Bharath Venkataraman
le 18 Oct 2018
5 commentaires
Bharath Venkataraman
le 21 Oct 2018
It appears that your product installation may be corrupted. Would you be able to install the product again and see if this issue still occurs?
Plus de réponses (0)
Voir également
Produits
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!