HDL Coder reset - asynchronous and synchronous possible?
Afficher commentaires plus anciens
Hi,
is it possible to generate HDL code with both, asynchronous and synchronous reset?
https://de.mathworks.com/help/hdlfilter/ports-and-resets.html#bsuyrsd
Réponse acceptée
Kiran Kintali
le 29 Mar 2020
0 votes
Currently it is not possible. The generated code uses either sync or async reset. Can you explain your usecase?
Thanks
Plus de réponses (0)
Catégories
En savoir plus sur AMD FPGA and SoC Devices dans Centre d'aide et File Exchange
le 26 Mar 2020
le 29 Mar 2020
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
Translated by 
