Generating HDL code error in the example "HDL Optimized QPSK Receiver with Captured Data"

6 vues (au cours des 30 derniers jours)
BUMHEE LEE
BUMHEE LEE le 10 Avr 2020
Commenté : Kiran Kintali le 18 Avr 2020
I am doing the example for "HDL Optimized QPSK Receiver with Captured Data"(https://www.mathworks.com/help/comm/examples/hdl-optimized-qpsk-receiver-with-captured-data.html)
and got a below message.
1) Generating DUT using verilog was successful. (Default language was set to VDHL)
2) Generating Test bench was failed.
How can I fix it? Could you help me?

Connectez-vous pour répondre à cette question.

Réponses (1)

Kiran Kintali
Kiran Kintali le 12 Avr 2020
This is a bug in HDL test bench generation. Please reach out to support@mathworks.com with reproduction steps.

Catégories

En savoir plus sur Speed Optimization dans Help Center et File Exchange

Tags

Produits

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by