How to generate Verilog code from Deep Learning Network in MATLAB?
11 vues (au cours des 30 derniers jours)
Afficher commentaires plus anciens
Saurabh Kumar Yadav
le 15 Juin 2021
Commenté : Giusy Giulia Tuccari
le 18 Mar 2022
I have trained a Deep Learning Network in MATLAb, now I have to genearte a Verilog code for the same. I went through Deep Learning HDL Toolbox, there I found the methods to deploy the network on FPGA but did not get any method to generate a Verilog code. Please help.
1 commentaire
Réponse acceptée
Kiran Kintali
le 15 Juin 2021
Deep Learning Processor Customization and IP Generation
Configure, build, and generate custom bitstreams and processor IP cores, estimate and benchmark custom deep learning processor performance
Deep Learning HDL Toolbox™ provides functions to configure, build, and generate custom bitstreams and a custom processor IP. Obtain performance and resource utilization of a pretrained series network on the custom processor. Optimize the custom processor by using the estimation results.
5 commentaires
Kiran Kintali
le 15 Juin 2021
please reach out to support@mathworks.com and someone from the MathWorks team can walk you through the steps and show you how to use the feature.
Plus de réponses (0)
Voir également
Catégories
En savoir plus sur Deep Learning Processor Customization and IP Generation dans Help Center et File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!