How to generate Verilog code from Deep Learning Network in MATLAB?
Afficher commentaires plus anciens
I have trained a Deep Learning Network in MATLAb, now I have to genearte a Verilog code for the same. I went through Deep Learning HDL Toolbox, there I found the methods to deploy the network on FPGA but did not get any method to generate a Verilog code. Please help.
1 commentaire
Giusy Giulia Tuccari
le 18 Mar 2022
Did you find any solution?
Réponse acceptée
Plus de réponses (0)
Catégories
En savoir plus sur Deep Learning Processor Customization and IP Generation dans Centre d'aide et File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!