PLL Frequency Synthesis Examples
Version 1.0.0.2 (1,31 Mo) par
Dick Benson
An Assortment of Simulink PLL Models
This is a collection of PLL modeling examples, both continuous and discrete time. It includes integer as well as fractional N, dual modulus, SERDES clock recovery, as well as design sequences that step through the design flow.
Citation pour cette source
Dick Benson (2025). PLL Frequency Synthesis Examples (https://www.mathworks.com/matlabcentral/fileexchange/52181-pll-frequency-synthesis-examples), MATLAB Central File Exchange. Extrait(e) le .
Compatibilité avec les versions de MATLAB
Créé avec
R2015a
Compatible avec toutes les versions
Plateformes compatibles
Windows macOS LinuxCatégories
En savoir plus sur Design and Simulate SerDes Systems dans Help Center et MATLAB Answers
Tags
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!Découvrir Live Editor
Créez des scripts avec du code, des résultats et du texte formaté dans un même document exécutable.
discrete_time_pll
pll_design_cp_v2
discrete_time_pll
discrete_time_pll/hdlsrc/discrete_pll_10
pll_design_cp_v2
Version | Publié le | Notes de version | |
---|---|---|---|
1.0.0.2 | Added control systems TB to requirements. |
||
1.0.0.1 | Updated license |
||
1.0.0.0 |