Community Profile

photo

Shady


Last seen: 17 jours il y a Actif depuis 2022

Followers: 0   Following: 0

Programming Languages:
Python, C++, MATLAB, Arduino

Statistiques

  • Thankful Level 1
  • First Review

Afficher les badges

Feeds

Afficher par

Question


HDL System Blockset FPGA design generation Error
I am trying to downsample my data in FPGA using xilinx SoC blockset. I downsampled data using FIR Filters and downsampler and it...

plus d'un an il y a | 1 réponse | 0

1

réponse