Community Profile

photo

JOAQUIN GARCIA ORDOÑEZ


Last seen: 4 mois ago Active since 2020

Statistics

  • Thankful Level 1

View badges

Content Feed

View by

Question


Processor and FPGA Synchronization in Coprocessing Mode
Hello everyone. I'm following this documentation to run an experiment that is hardware-in-the-loop: https://mathworks.com/help/...

5 mois ago | 1 answer | 0

1

answer

Question


HDL Coder won't map LUT into BRAM
Hello everyone. I am trying to implement a machine learning algorithm into an FPGA using HDL Coder. I was recommended to use LU...

11 mois ago | 1 answer | 0

1

answer

Question


How can I modify mapping options in HDL Workflow Advisor in Simulink?
Hi everyone. I am trying to implement a design on a FPGA using Simulink's HDL Workflow Advisor. The block that I am trying to i...

plus d'un an ago | 1 answer | 0

1

answer