photo

JOAQUIN GARCIA ORDOÑEZ


Last seen: 12 mois il y a |  Actif depuis 2020

Followers: 0   Following: 0

Statistiques

  • First Review
  • Thankful Level 1

Afficher les badges

Feeds

Afficher par

Question


Processor and FPGA Synchronization in Coprocessing Mode
Hello everyone. I'm following this documentation to run an experiment that is hardware-in-the-loop: https://mathworks.com/help/...

plus de 3 ans il y a | 1 réponse | 0

1

réponse

Question


HDL Coder won't map LUT into BRAM
Hello everyone. I am trying to implement a machine learning algorithm into an FPGA using HDL Coder. I was recommended to use LU...

presque 4 ans il y a | 1 réponse | 0

1

réponse

Question


How can I modify mapping options in HDL Workflow Advisor in Simulink?
Hi everyone. I am trying to implement a design on a FPGA using Simulink's HDL Workflow Advisor. The block that I am trying to i...

plus de 4 ans il y a | 1 réponse | 0

1

réponse