Statistiques
RANG
114 614
of 300 765
RÉPUTATION
0
CONTRIBUTIONS
7 Questions
1 Réponse
ACCEPTATION DE VOS RÉPONSES
42.86%
VOTES REÇUS
0
RANG
of 21 084
RÉPUTATION
N/A
CLASSEMENT MOYEN
0.00
CONTRIBUTIONS
0 Fichier
TÉLÉCHARGEMENTS
0
ALL TIME TÉLÉCHARGEMENTS
0
RANG
of 170 941
CONTRIBUTIONS
0 Problèmes
0 Solutions
SCORE
0
NOMBRE DE BADGES
0
CONTRIBUTIONS
0 Publications
CONTRIBUTIONS
0 Public Chaîne
CLASSEMENT MOYEN
CONTRIBUTIONS
0 Point fort
NOMBRE MOYEN DE LIKES
Feeds
Question
help for forcing simulink in order to run using ode4 (RG4)
Dear all, I have generate a motor model according to dq reference frame theory. The model is run without any problem, but I mus...
plus de 4 ans il y a | 1 réponse | 0
0
réponseQuestion
FPGA data capture setting problem
Dear all, I am trying to use FPGA data capture and following the instructions given in the page https://www.mathworks.com/help/...
environ 5 ans il y a | 1 réponse | 0
1
réponsehdl coder work flow adviser block compability error
Dear Kiran Kintali, First of all, thanks for your fast answer. I have used all data either single or fixed-point and as you kno...
plus de 5 ans il y a | 0
Question
hdl coder work flow adviser block compability error
Dear all, I have a model so as to control a pmsm. when I run the hdl workflow adviser to generate VHDL code, an error which is ...
plus de 5 ans il y a | 4 réponses | 0
4
réponsesQuestion
hdl coder IO buffer error
Hi, I am creating a model using model based design for motor control. I have generated vhdl code and run implementation in viva...
plus de 5 ans il y a | 1 réponse | 0
1
réponseQuestion
hdl coder ram usage and source optimizaion
Dear all, I am using hdl coder and modelling current and speed PI with space vector PWM and SPI blocks. When I go to vivado, I ...
plus de 5 ans il y a | 1 réponse | 0
1
réponseQuestion
hdl coder model checker output latetency and ulp error warning
Hi, I am trying to generate motor speed controller in FPGA. I have completed my model and now I am in code generation phase. I...
plus de 5 ans il y a | 1 réponse | 0
1
réponseQuestion
How can I define FPGA pin as data input in simulink model?
Hello Everyone, I am a new FPGA model-based design learner. Thus, finding what I want is still a puzzle for me. I am studying o...
plus de 5 ans il y a | 1 réponse | 0
