Statistiques
0 Questions
21 Réponses
RANG
1 741
of 300 392
RÉPUTATION
40
CONTRIBUTIONS
0 Questions
21 Réponses
ACCEPTATION DE VOS RÉPONSES
0.00%
VOTES REÇUS
4
RANG
of 20 934
RÉPUTATION
N/A
CLASSEMENT MOYEN
0.00
CONTRIBUTIONS
0 Fichier
TÉLÉCHARGEMENTS
0
ALL TIME TÉLÉCHARGEMENTS
0
RANG
of 168 373
CONTRIBUTIONS
0 Problèmes
0 Solutions
SCORE
0
NOMBRE DE BADGES
0
CONTRIBUTIONS
0 Publications
CONTRIBUTIONS
0 Public Chaîne
CLASSEMENT MOYEN
CONTRIBUTIONS
0 Point fort
NOMBRE MOYEN DE LIKES
Feeds
dpigen how to generate *.so objects with debug symbols
You can gain more control on the codegen process by using a configuration object. Here's how you can create a debug build: cfg ...
5 mois il y a | 0
| A accepté
ERROR: ld.so: object '/tools/matlab/R2023bU1/bin/glnxa64/glibc-2.17_shim.so' from LD_PRELOAD cannot be preloaded: ignored.
Hi @Xuan, On your RHEL system, LD_PRELOAD is defined to load this shim to handle some glibc issues (that have since been fixed...
environ un an il y a | 1
Error using CosimWizardPkg.CosimWizardData/populateHdlHierarchy
To close the loop on this. Two modifications were needed for this particular case of wrapping SystemC in Verilog for cosimulati...
environ un an il y a | 2
How to create a Cosimulation Block without using Cosimulation Wizard?
Yes, you can! There is a generic HDL Cosimulation block In the Simulink library browser, in the library HDL Verifier / For use w...
environ un an il y a | 0
facing error to use HDL verifier
Ensure you are using a version of Vivado that is compatible with your version of MATLAB. See https://www.mathworks.com/help/hd...
plus d'un an il y a | 0
Error running simulink with QuestaSim. Failed to connect to server. Make sure loaded HDL simulator library is using shared memory.
HDL Verifier cannot support the Intel FPGA Edition of ModelSim since that version of the simulator does not support PLI applicat...
presque 2 ans il y a | 1
I am unable to compile and execute SystemC code generated from a Simulink model
You appear to have a missing the specification of the systemc library and so it is showing up as an empty string in the linker l...
presque 2 ans il y a | 0
Error: Failed to load shared library "xsim.dir/design/xsimk.so"
For linux, there are two key requirements: You must use the supported version of Vivado for the version of MATLAB you are usin...
environ 2 ans il y a | 0
How to call vivado from matlab for cosimulation
The Vivado Simulator cosimulation process is different than that for ModelSim. For Vivado, a shared library containing the Vivad...
environ 2 ans il y a | 0
| A accepté
Can ModelSim Altera Starter Edition be used for HDL cosimulation?
(Moving Eric's response to be an Answer.) No, HDL Verifier generally requires one of the versions of ModelSim or Questa that is...
environ 2 ans il y a | 0
Cannot run Cosimulation due to error "Failed Cannot connect to 'ModelSim' HDL simulator"
We cannot support HDL Cosimulation for the Intel FPGA Starter Edition version of ModelSim because it lacks the underlying PLI su...
environ 2 ans il y a | 0
| A accepté
How to include Vivado in cosimulation wizard hdl simulator ?
There is nothing that needs to be done to include "Vivado Simulator" in the drop-down selection of the Cosimulation Wizard. The ...
environ 2 ans il y a | 0
Error using () Data type mismatch at signal 'c_out'.This port expects a Logic data type of size 1
The module port declarations are (implicitly) declaring c_out and sum as net types of wire and data type of logic (1 bit and 4 b...
presque 3 ans il y a | 0
xcelium with HDL Verifier
The nclaunch MATLAB function is a MATLAB front-end to creating a shell script for compiling and launching Xcelium. Its name is h...
presque 3 ans il y a | 0
Which xcelium version is supported with HDL Verifier?
Hi Fatimah, As you have found, the documentation states supported third party tool versions at Supported EDA Tools and Hardware...
presque 3 ans il y a | 0
| A accepté
How to update HDL verifier block when VHDL source changes its port definition?
You have cited two ways to update the interface: Re-running the cosimulation wizard or using the block mask "Ports" tab and usin...
presque 3 ans il y a | 0
| A accepté
Import HDL Code for HDL Cosimulation Block with VHDL-2008
I could not find any way to directly specify the option for the project-based compilation. Instead, one must use the optoins set...
plus de 3 ans il y a | 0
Error in FIL simulation at the second time it's running
Double check that the bitstream you are using was created with the same version of Simulink as you are running your model with. ...
environ 4 ans il y a | 0
how to solve coder.internal.Float2FixedConverter.runTestBenchToLogDataNew ?
The cited package, Float2FixedConverter, is available through the Fixed Point Designer or HDL Coder products. To use the System...
environ 4 ans il y a | 0
| A accepté
Is it possible to generate DPI model of PLL Testbench block and use it inside SystemVerilog/UVM testbench?
A very interesting idea! The SystemVerilog DPI component generation currently supports only Fixed Step solvers to allow easy in...
plus de 4 ans il y a | 0
TLM Generator HDL coder
The SystemC environment variables are not set for the include path. In the demo, the section, "Select TLM Compilation View", go...
presque 6 ans il y a | 0
| A accepté
