Statistiques
5 Questions
0 Réponses
RANG
252 423
of 300 853
RÉPUTATION
0
CONTRIBUTIONS
5 Questions
0 Réponses
ACCEPTATION DE VOS RÉPONSES
60.0%
VOTES REÇUS
0
RANG
of 21 094
RÉPUTATION
N/A
CLASSEMENT MOYEN
0.00
CONTRIBUTIONS
0 Fichier
TÉLÉCHARGEMENTS
0
ALL TIME TÉLÉCHARGEMENTS
0
RANG
of 171 319
CONTRIBUTIONS
0 Problèmes
0 Solutions
SCORE
0
NOMBRE DE BADGES
0
CONTRIBUTIONS
0 Publications
CONTRIBUTIONS
0 Public Chaîne
CLASSEMENT MOYEN
CONTRIBUTIONS
0 Point fort
NOMBRE MOYEN DE LIKES
Feeds
Question
How to switch to visualize the output of FFT HDL Optimized in the frequency domain ?
So i just implemented the FFT HDL Optimized and a peak finder with index in Simulink in order to generate HDL code. When i simu...
plus de 4 ans il y a | 1 réponse | 0
1
réponseQuestion
Why is the output of the FFT HDL Optimized block zeros in Vivado's Simulation ?
I recently connected the FFT Block in Simulink to in and out ports so i can generate its HDL Code and implement it in Vivado. A...
plus de 4 ans il y a | 1 réponse | 0
1
réponseQuestion
How to implement a real-time fft for FPGA with matlab or simulink ?
I already know that there is a FFT HDL Optimized Block in Simulink that can be used to generate HDL Code for later on FPGA imple...
plus de 4 ans il y a | 1 réponse | 0
1
réponseQuestion
How to store the output of a repeating function (Matlab Function Block Simulink) ?
I was trying out the Self guided tutorial to implement a hardware friendly peak-finder. (https://www.mathworks.com/matlabcentral...
plus de 4 ans il y a | 3 réponses | 0
3
réponsesQuestion
How do i design a synthesizable FFT with Simulink or Matlab for later on FPGA Implementation ?
I need to take an analog signal, put it through an ADC (1MSPS, 20-Bit) and then transform it on an FPGA to the frequency domain ...
plus de 4 ans il y a | 1 réponse | 0
