Community Profile

photo

Youssef Abdelsalam


Last seen: environ 2 ans il y a |  Actif depuis 2021

Followers: 0   Following: 0

Statistiques

  • Thankful Level 2
  • Thankful Level 1

Afficher les badges

Feeds

Afficher par

Question


How to switch to visualize the output of FFT HDL Optimized in the frequency domain ?
So i just implemented the FFT HDL Optimized and a peak finder with index in Simulink in order to generate HDL code. When i simu...

plus de 2 ans il y a | 1 réponse | 0

1

réponse

Question


Why is the output of the FFT HDL Optimized block zeros in Vivado's Simulation ?
I recently connected the FFT Block in Simulink to in and out ports so i can generate its HDL Code and implement it in Vivado. A...

plus de 2 ans il y a | 1 réponse | 0

1

réponse

Question


How to implement a real-time fft for FPGA with matlab or simulink ?
I already know that there is a FFT HDL Optimized Block in Simulink that can be used to generate HDL Code for later on FPGA imple...

plus de 2 ans il y a | 1 réponse | 0

1

réponse

Question


How to store the output of a repeating function (Matlab Function Block Simulink) ?
I was trying out the Self guided tutorial to implement a hardware friendly peak-finder. (https://www.mathworks.com/matlabcentral...

plus de 2 ans il y a | 3 réponses | 0

3

réponses

Question


How do i design a synthesizable FFT with Simulink or Matlab for later on FPGA Implementation ?
I need to take an analog signal, put it through an ADC (1MSPS, 20-Bit) and then transform it on an FPGA to the frequency domain ...

presque 3 ans il y a | 1 réponse | 0

1

réponse