photo

Bharath Venkataraman

Last seen: 8 mois il y a |  Actif depuis 2013

Followers: 0   Following: 0

Statistiques

  • 12 Month Streak
  • Revival Level 2
  • Knowledgeable Level 4
  • First Answer

Afficher les badges

Feeds

Afficher par

Réponse apportée
Vivado build in Simualtor co-simulation
The Xilinx Vivado simulator is now supported for HDL Cosimulation. The complete list of HDL simulators supported for HDL cosimul...

11 mois il y a | 0

Réponse apportée
Function is not defined for values of class embedded.fi when using HDL coder
HDL Coder allows you to replace an unsupported function with an equivalent Lookup table. Here is an example on how to do that fo...

11 mois il y a | 0

Réponse apportée
Import VHDL in simulink
You can use the HDL Cosimulation block to simulate the HDL code, by applying input signals to and reading output signals from HD...

11 mois il y a | 0

Réponse apportée
How to convert Simulink model to VHDL code?
Here is a video that talks about how target algorithms to Microsemi FPGAs using MATLAB and Simulink.

11 mois il y a | 0

Réponse apportée
How can I convert MATLAB Code to VHDL Code?
This page talks to HDL code generation from MATLAB and includes topics like verification and deployment.

11 mois il y a | 0

Réponse apportée
HDL Optimized FFT Does Not Yield the Same Results As FFT
I would log the data and valid signals going into the HDL FFT to see if the data is the same as that going into the non-HDL FFT....

12 mois il y a | 0

Réponse apportée
How to find time of rising and falling edges
You could use the Logic Analyzer capability (or the Simulink Scope block) to view the signal and see where teh rising and fallin...

12 mois il y a | 0

Réponse apportée
filterBuilder - Generated Test Function
For the input and output, you want to use the fixed point object (fi). Change the code assingning to x to: x = fi(startValue:en...

environ un an il y a | 0

Réponse apportée
How can in I find loop filter block in CCSDS TM HDL receiver in R2023b simulink?
I assume that you are referring to this example. For HDL implementation, these are implemented as Simulink subsystems using Simu...

environ un an il y a | 1

| A accepté

Réponse apportée
DSP HDL Toolbox FFT Throughput
I would recommend synthesizing the design to make sure that your constraints of 333MHz are met. Assuming that is the case, you a...

environ un an il y a | 2

| A accepté

Réponse apportée
Multiple Simulink runs only changing signal vector
This example shows how to accelerate BER measurements for HDL LTE Turbo Decoder model with data from MATLAB feeding a Simulink m...

environ un an il y a | 1

Réponse apportée
HDL Coder fails to generate VHDL...Assertion Failed With Debug Message: B:\matlab\src\cgir_hdl\hdl_emitters\VHDLPIREmitter.cpp:1715:assignExpr: Component 's output signal
I suggest contacting MathWorks Support - we may need the model to debug what is causing the error.

environ un an il y a | 0

Réponse apportée
How can I setup the "FIR Rate Conversion HDL Optimized" block to give an evenly distributed output without the need for a FIFO?
This block provides output as soon as it is able to, so the output is not evenly spaced. You will need a small FIFO in this case...

plus d'un an il y a | 0

| A accepté

Réponse apportée
Error editing outputframe of Implement Digital Upconverter example
Attached is a model (DUCforLTEHDL_14bit_v2_23a) that works around the issue found in the way the FIR Interpolator sends out outp...

plus d'un an il y a | 0

Réponse apportée
Do i need to add a LUT-lookup table along with the hdlNCO block to perform a frequency shifting. if yes, please give clear guidance with the blocks and passing parameters
Kranti has answered this question in this post. Please take a look at that answer where he points to the Coarse Frequency Compen...

plus d'un an il y a | 0

| A accepté

Réponse apportée
Please help me fix Digital Upconverter filter problem
I was able to update the MATLAB script and model to reduce the wordlength and fraction length by 2 bits (keeping the same headro...

plus d'un an il y a | 0

Réponse apportée
How to pass the complex double values as the fixed point values to the "NCO" block to generate the HDL code. many entries are in NCO, what vals & wht prt of scipt are added?
If the shift value is constant, you can set the phase increment source to Property. The value of the phase shift should be 2^QUA...

plus d'un an il y a | 0

| A accepté

Réponse apportée
The function of generating HDL code has an error with the names of blocks in the same Subsystem
There is a configuration statement in line 101 which maps whdlOFDMTx to use the entity work_whdlOFDMTx.whdlOFDMTx_whdlOFDMTx(rtl...

plus d'un an il y a | 0

Réponse apportée
How to pass complex double value of array in the workspace to "HDL FFT block-DSP HDL toolbox block" to generate HDL code
I assume the data you are showing is for a 512 point FFT and you have 20 frames of data. I would first serialize this data usin...

plus d'un an il y a | 0

| A accepté

Réponse apportée
Please, if anyone knows please help me to debug this "Error in OFDM (line 20) info = h5gOFDMInfo(genb);"
Hi @Ho, Could you tell us which version of MATLAB you are using? If you open the Filtered OFDM example using openExample, the ...

plus d'un an il y a | 0

Réponse apportée
how to build a Simulink HDL block set for FREQUENCY SHIFTING process with a for loop in the MATLAB
The NCO HDL Optimized block along with a multiply block can be used to generate the shift.

plus d'un an il y a | 0

| A accepté

Réponse apportée
can you tell me what is the use of Pack Data IP --> Pack vector and how is it working?
I believe this code uses bitconcat to concatenate all the elements of the vector into a single unsigned value. u(1) becomes the...

plus d'un an il y a | 0

| A accepté

Réponse apportée
How to restart ModelSim simulation after each iteration from MATLAB script co-simulation?
I believe Marc's suggestion is to close ModelSim after every run of Simulink and reopen it. To start ModelSim, you typically us...

plus d'un an il y a | 0

| A accepté

Réponse apportée
scalarize vector ports in generation vhdl code with hdl coder
I suspect that you are sending in the entire frame of video into the median filter at one shot. I suggest you stream the video i...

plus d'un an il y a | 0

Réponse apportée
How to efficiently manage control signals, such as ValidIn or StartIn, for HDL blocks?
There are a variety of ways to do this. As you have noted, you can use Simulink block like the pulse generator to drive these s...

plus d'un an il y a | 0

| A accepté

Réponse apportée
How do I resolve missing block/HDLImplementation pair
This may be an installation issue. Please contact MathWorks support: https://www.mathworks.com/support/contact_us.html

plus d'un an il y a | 0

Réponse apportée
implementation of median filtre on FPGA ?
You could use the Median Filter block or the visionhdl.MedianFilter System object in Vision HDL Toolbox, which offer this capabi...

plus d'un an il y a | 0

Réponse apportée
Looking for MATLAB and Simulink file for OFDM Model Tx, Rx and Reference Models
You will need the Wireless HDL Toolbox to be able to download these models. The models are in the Examples section of that Toolb...

plus d'un an il y a | 0

Réponse apportée
Cyclic Prefix Removal OFDM FFT IEEE802.11
Setting the valid input low for the first 16 samples as shown above will tell the FFT block to ignore those samples. The FFT bl...

plus d'un an il y a | 0

Réponse apportée
How to convert the Simulink project to VHDL code?
You can run the hdlsetup function on the model to set the parameters of the model to common default values for HDL code generati...

plus d'un an il y a | 0

Charger plus