RF and Mixed Signal

Model and Simulate RF, SerDes, and Mixed-Signal systems

You can use the following Simulink^® products to model and simulate radio frequency (RF), serializer/deserializer (SerDes), and mixed-signal systems with greater speed and fidelity.

RF Blockset lets you model RF elements and simulate RF transceivers and frontends at different levels of abstraction. You can characterize RF models to model adaptive architectures, including AGC, DPD algorithms, and beamforming. RF Blockset also enables you to conceal model implementation details.
SerDes Toolbox lets you model SerDes systems and generate IBIS-AMI models for high-speed digital interconnects. You can observe the effects of ISI, jitter, noise, insertion loss, and crosstalk, and verify channel compliance with industry standards such as IEEE 802.3, OIF, PCle, USB, and DDR5.
Mixed-Signal Blockset lets you model ADC, DAC, PLL, SMPS systems. You can also verify mixed signal ICs and combine analog circuit behaviors with digital models to create more detailed representations of electronic systems.

Topics

Getting Started with RF Modeling (RF Blockset)
Build a simple RF receiver and perform circuit envelope simulation.
Design SerDes System and Export IBIS-AMI Model (SerDes Toolbox)
Create and analyze a SerDes system, and export an IBIS-AMI model using the SerDes Designer app.
Design and Evaluate Simple PLL Model (Mixed-Signal Blockset)
This example shows how to design a simple phase-locked loop (PLL) using a reference architecture and validate it using PLL Testbench.

Featured Examples

Top-Down Design of RF Receiver

Design an RF receiver for a ZigBee-like application using a top-down methodology.

(RF Blockset)

Power Amplifier and DPD Modeling for Dynamic EVM Measurement

Extract a PA model using measured data, verify the quality of the fitting, and simulate the PA model with and without DPD.

(RF Blockset)

Enable Model Protection and Accelerator Modes in RF Blockset Models

Conceal implementation details and enable accelerator modes in your RF Blockset model.

(RF Blockset)

Architectural 112G PAM4 ADC-Based SerDes Model

Model a 112G PAM4 time-interleaved ADC-Based SerDes.

(SerDes Toolbox)

PCIe6 Transmitter/Receiver IBIS-AMI Model

Create IBIS-AMI models for a PCI-Express Generation 6 (PCIe Gen6) transmitter and receiver using the library blocks in SerDes Toolbox™. The IBIS-AMI models generated by this example can be used in Serial Link Designer from Signal Integrity Toolbox™ and conform to the PCIe Gen6 Base-Specification published by the PCI-SIG.

(SerDes Toolbox)

USB4 V2 Transmitter/Receiver IBIS-AMI Model

Implement USB4 V2 (80Gbps PAM3) Transmitter and Receiver architectures with SerDes Designer and generate IBIS-AMI models using the library blocks in SerDes Toolbox™. The generated models conform to the IBIS-AMI and USB4 V2 specifications.

(SerDes Toolbox)

Design and Evaluate Successive Approximation ADC Using Stateflow

Design and evaluate a 12-bit successive approximation register ADC.

(Mixed-Signal Blockset)

Boost Power Train Design Workflow

Design a power supply with a boost power train for a specific operating point, control the output voltage, and perform time-domain simulations.

(Mixed-Signal Blockset)

Digital Phase Locked Loop

Model a digital phase locked loop using the Mixed-Signal Blockset™. In a digital phase locked loop, phase detection is performed by a time to digital converter (TDC), loop filtering is performed by a digital filter, and the oscillator is a digitally controlled oscillator (DCO). This example demonstrates a behavioral model of a TDC, using the BiquadFilter from the DSP System Toolbox™ as the digital loop filter, and using VCOs and DACs from the Mixed-Signal Blockset to model the DCO.

(Mixed-Signal Blockset)